
SINGLE TIMER

DESCRIPTION

The LC NE555 is a highly stable timer integrated circuit. It can be operated in both Astable and Monostable mode. With monostable operation, the time delay is precisely controlled by one external and one capacitor. With a stable operation as an oscillator the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor.

■ FEATURES


- *High current driver capability(=200mA).
- *Adjustable duty cycle.
- *Timing from µs to hours.
- *Turn off time less than 2µs.
- *Operates in both astable and monostable modes.




*Pb-free plating product number: NE555L

ORDERING INFORMATION

Orderin	Ordering Number		Dooling	
Normal	Lead Free Plating	- Package	Packing	
NE555-D08-T	NE555L-D08-T	DIP-8	Tube	
NE555-S08-R	NE555L-S08-R	SOP-8	Tape Reel	
NE555-S08-T	NE555L-S08-T	SOP-8	Tube	




■ PIN CONFIGURATION



NE555

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT	
Supply Voltage	V _{cc}	16	V	
Power Dissipation	Po	600	mW	
Junction Temperature	T,	+125	°C	
Operating Temperature	T _{OPR}	-20 ~ +85	℃	
Storage Temperature	T _{STG}	-40 ~ +150	℃	

Note:1.Absolute maximum ratings and operation rating recommended are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

^{2.}The device is guaranteed to meet performance specification within 0°C ~+70°C operating temperature range and assured by design from -20°C ~+85°C.



NE555

■ ELECTRICAL CHARACTERISTICS (V_{CC}=5 ~ 15V, Ta=25°C, unless otherwise specified.)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage		Vcc		4.5		16	V
Supply Current (Note 1)		Icc	Voc=5V, RL=∞		3	6	mA
			V _{CC} =15V, R _L =∞		7.5	15	mA
Initial Accurary (Note 2)	Monostable	Accur	R _A =1k ~ 100kΩ		1.0	3.0	%
	Astable				2.25		%
Drift with Temperature	Monostable	Δt/ΔΤ	C=0.1µF		50		ppm/°C
	Astable				150		ppm/°C
Drift with Supply Voltage	Monostable	Δt/ΔVcc			0.1	0.5	%/V
	Astable				0.3		%/V
Control Voltage		.,	V _{CC} =15V	9.0	10.0	11.0	V
		Vc	V _{CC} =5V	2.6	3.33	4.0	V
Threshold Voltage		V _{TH}	V _{CC} =15V		10.0		V
Tilleshold Voltage		VTH	V _{CC} =5V		3.33		V
Threshold Current(Note 3)		I _{TH}			0.1	0.25	μА
Trigger Voltage		V _{TR}	V _{CC} =5V	1.1	1.67	2.2	V
Trigger Voltage			V _{CC} =15V	4.5	5	5.6	V
Trigger Current		I _{TR}	V _{TR} =0		0.01	2.0	μА
Reset Voltage		V _{RST}		0.4	0.7	1.0	V
Reset Current		I _{RST}			0.1	0.4	mA
Low Output Voltage		Vol	V _{CC} =15V				
			I _{SINK} =10mA		0.06	0.25	V
			I _{SINK} =50mA		0.3	0.75	V
			V _{CC} =5V				
			I _{SINK} =5mA		0.05	0.35	V
High Output Voltage		Voн	V _{CC} =15V				
			I _{SOURCE} =200mA		12.5		V
			I _{SOURCE} =100mA	12.75	13.3		V
			V _{CC} =5V, I _{SOURCE} =100mA	2.75	3.3		V
Rise Time of Output		t _R			100		ns
Fall Time of Output		tr		+	100		ns
Discharge Leakage Current		I _{LKG}	A loos of 1/2 = 51/2		20	100	nΑ


Note 1: Supply current when output high typically 1mA less at V_{CC}=5V.

Note 2: Tested at V_{CC}=5.0V and V_{CC}=15V.

Note 3: This will determine the maximum value of R_A+R_B for 15V operation, The maximum total is $R=20M\Omega$, and for 5V operation the maximum total is $R=6.7M\Omega$.

NE555

TYPICAL APPLICATION CIRCUIT



TYPICAL APPLICATION NOTES

The application circuit shows a table mode configuration.

Pin 6 (Threshold) is tied to Pin 2 (Trigger) and Pin 4 (reset) is tied to V_{CC} (Pin 8). The external capacitor C1 of Pin 6 and Pin 2 charges through R_A, R_B and dischages through R_B only. In the internal circuit of UTC NE555 , one input of the upper comparator is at voltage of 2/3Vcc(R1=R2=R3),another input is connected to Pin 6.As soon as C1 is charging to higher than 2/3Vcc, transistor Q1 is turned ON and discharge C1 to collector voltage of transistor Q1. Therefore, the flip-flop circuit is reset and output is low. One input of lower comparator is at voltage of 1/3Vcc, discharge transistor Q1 turn off and C1 charges through RA and RB. Therefore, the flip-flop circuit is set output high.

That is, when C1 charges through R_A and R_B, output is high and when C1 discharge through R_B, output is low. The charge time(output is high) t1 is 0.6 9 3(R_A+R_B) C1 and the discharge time (output is low) T2 is 0.6 9 3 R_B*C1.

$$\ln \left(\frac{\text{Vcc} - \frac{1}{3} \text{Vcc}}{\text{Vcc} - \frac{2}{3} \text{Vcc}} \right) = 0.693$$

Thus the total period time T is given by T=T1+T2=0.693(R_A+2R_B)*C1. T1=0.693*(R_A+R_B)*C1 T2=0.693*R_B*C1

Then the frequency of astable mode is given by

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) \cdot C1}$$

The duty cycle is given by

$$D.C. = \frac{T2}{T} = \frac{R_B}{R_A + 2R_B}$$